

ML505/ML506/ML507 Reference Design

User Guide

UG349 (v3.1) June 23, 2009





Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

© 2007-2009 Xilinx, Inc. All rights reserved.

XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. PCI, PCI-SIG, PCI EXPRESS, PCIE, PCI-X, PCI HOT PLUG, MINI PCI, EXPRESSMODULE, and the PCI, PCI-X, PCI HOT PLUG, and MINI PC design marks are trademarks, registered trademarks, and/or service marks of PCI-SIG. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
01/16/07	1.0	Initial Xilinx release.
01/17/07	1.0.1	Minor typographical edit.
05/07/07	2.0	Added support for ML506 boards.
07/24/07	2.1	Updated "EDK Design" section.
09/25/07	2.2	Added "Memory Interface Generator (MIG) Design" section and updated "References" section.
04/04/08	2.3	Removed SGMII design. Added lwIP demonstration.
05/19/08	3.0	Added support for ML507 boards.
06/27/08	3.0.1	Updated links in "References."
06/23/09	3.1	Updated Table 1, page 11 and "Reference Designs" section to match changes in designs. Added "System Monitor" section. Fixed links.

Table of Contents

Preface: About This Guide

Additional Documentation	5
Additional Support Resources	6
Typographical Conventions	6
Online Document	7

ML505/ML506/ML507 Reference Design

Introduction	9
Reference Designs	10
EDK Design	10
MicroBlaze Processor	10
PowerPC 440 Processor	11
Stand-Alone Software Applications	11
ChipScope Pro Serial I/O Toolkit IBERT Design	15
Memory Interface Generator (MIG) Design	16
LogiCORE Endpoint Block Plus for PCI Express (x1) Design	18
System Generator for DSP Design (ML506)	20
System Monitor	21
References	23

About This Guide

This user guide introduces several designs that demonstrate Virtex®-5 FPGA features using the ML505 (LXT), ML506 (SXT), and ML507 (FXT) Evaluation Platforms (referred to collectively as the ML50x boards in this guide). The provided designs include processing systems based on the embedded PowerPC® 440 processor block, the MicroBlaze™ soft processor, the integrated Tri-mode Ethernet MAC, and the RocketIO™ GTP or GTX transceiver.

Additional Documentation

The following documents are also available for download at <http://www.xilinx.com/virtex5>.

- Virtex-5 Family Overview
The features and product selection of the Virtex-5 family are outlined in this overview.
- Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
This data sheet contains the DC and Switching Characteristic specifications for the Virtex-5 family.
- Virtex-5 FPGA User Guide
Chapters in this user guide cover the following topics:
 - ◆ Clocking Resources
 - ◆ Clock Management Technology (CMT)
 - ◆ Phase-Locked Loops (PLLs)
 - ◆ Block RAM
 - ◆ Configurable Logic Blocks (CLBs)
 - ◆ SelectIO™ Resources
 - ◆ SelectIO Logic Resources
 - ◆ Advanced SelectIO Logic Resources
- Virtex-5 FPGA RocketIO GTP Transceiver User Guide
This guide describes the RocketIO GTP transceivers available in the Virtex-5 LXT and SXT platforms.
- Virtex-5 FPGA RocketIO GTX Transceiver User Guide
This guide describes the RocketIO GTX transceivers available in the Virtex-5 FXT platform.

- Embedded Processor Block in Virtex-5 FPGAs Reference Guide
This reference guide is a description of the embedded processor block available in the Virtex-5 FXT platform.
- Virtex-5 FPGA Tri-Mode Ethernet Media Access Controller
This guide describes the dedicated Tri-Mode Ethernet Media Access Controller available in the Virtex-5 LXT, SXT, and FXT platforms.
- Virtex-5 FPGA Integrated Endpoint Block User Guide for PCI Express Designs
This guide describes the integrated Endpoint blocks in the Virtex-5 LXT, SXT, and FXT platforms used for PCI Express® designs.
- XtremeDSP Design Considerations
This guide describes the XtremeDSP™ slice and includes reference designs for using the DSP48E slice.
- Virtex-5 FPGA Configuration Guide
This all-encompassing configuration guide includes chapters on configuration interfaces (serial and SelectMAP), bitstream encryption, Boundary-Scan and JTAG configuration, reconfiguration techniques, and readback through the SelectMAP and JTAG interfaces.
- Virtex-5 FPGA Packaging and Pinout Specifications
This specification includes the tables for device/package combinations and maximum I/Os, pin definitions, pinout tables, pinout diagrams, mechanical drawings, and thermal specifications.
- Virtex-5 PCB Designer's Guide
This guide provides information on PCB design for Virtex-5 devices, with a focus on strategies for making design decisions at the PCB and interface level.

Additional Support Resources

To search the database of silicon and software questions and answers, or to create a technical support case in WebCase, see the Xilinx website at:

<http://www.xilinx.com/support>.

Typographical Conventions

This document uses the following typographical conventions. An example illustrates each convention.

Convention	Meaning or Use	Example
<i>Italic font</i>	References to other documents	See the Virtex-5 <i>FPGA Configuration Guide</i> for more information.
	Emphasis in text	The address (F) is asserted <i>after</i> clock event 2.
<u>Underlined Text</u>	Indicates a link to a web page.	http://www.xilinx.com/virtex5

Online Document

The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current document	See the section “ Additional Documentation ” for details. Refer to “ System Monitor Primitive ” for details.
Red text	Cross-reference link to a location in another document	See Figure 2 in the <i>Virtex-5 Data Sheet</i>
Blue, underlined text	Hyperlink to a website (URL)	Go to http://www.xilinx.com for the latest documentation.

ML505/ML506/ML507 Reference Design

Introduction

The Virtex-5 family of FPGAs [Ref 1] offers designers multiple platforms with an optimized balance of high-performance logic, serial connectivity, signal processing, and embedded processing resources. All members of the Virtex-5 family are built using the second generation Advanced Silicon Modular Block (ASMBL™) technology and a state-of-the-art 65 nm copper process to produce the industry's highest performance FPGAs. In addition to the embedded PowerPC 440 processor block, integrated system-level hard-IP blocks for PCI Express® (PCIe®), Tri-mode Ethernet, and advanced high-speed RocketIO GTP and GTX serial transceivers are also provided through the Virtex-5 FPGA family.

Along with capabilities offered directly through an integrated IP block implemented in silicon, the Xilinx [LogiCORE™ IP](#) catalog and the [embedded processing IP](#) catalog are available to system level designers. For designers utilizing the RocketIO GTP/GTX transceivers, the [Chipscope™ Pro Serial IO Toolkit](#) offers the fastest way to setup and begin using the high speed serial IO channels. A design using the Xilinx Memory Interface Generator (MIG) tool is also provided to show an easy way to design, implement, and verify external memory interfaces. [Ref 21]

Offered as general purpose development boards, the [ML505](#), [ML506](#), and [ML507](#) platforms are useful for exercising the new architectural features of Virtex-5 FPGAs and as platforms to create user designs. Sharing a common printed circuit board (PCB) the only difference between the boards is the FPGA:

- ML505 is populated with the Virtex-5 XC5VLX50T device
- ML506 is populated with the Virtex-5 XC5VSX50T device
- ML507 is populated with the Virtex-5 XC5VFX70T device

The Virtex-5 FXT platform contains an embedded PowerPC 440 processor block with integrated DMA engines and a multi-port crossbar switch that offers designers unparalleled FPGA processing power through the ML507. In addressing the common features of the ML505, ML506, or ML507, this guide refers to the boards as the ML50x.

Users can obtain a quick understanding of the features offered by the ML50x boards by running the demonstration content provided on the CompactFlash (CF) card included with each board. *ML505/ML506/ML507 Getting Started Tutorial* [Ref 17] shows how to configure the ML50x from the ACE files pre-loaded on the CF card and describes what to observe for expected output.

Reference Designs

EDK Design

The ML50x platforms utilize the Embedded Development Kit (EDK) and the Base System Builder (BSB) wizard to create embedded processing systems. The BSB wizard helps designers quickly create a working embedded system using a point-and-click graphical user interface (GUI) to select a Xilinx processor and an associated set of peripherals. Processing systems using either the MicroBlaze soft processor or the embedded PowerPC 440 block can be generated by BSB. BSB designs can be further customized within the Xilinx Platform Studio (XPS) environment by leveraging the extensive set of peripherals offered through the EDK IP catalog.

BSB generated designs for the ML50x boards are available at:

- http://www.xilinx.com/products/boards/ml505/reference_designs.htm#bsb_design
- http://www.xilinx.com/products/boards/ml506/reference_designs.htm#bsb_design
- http://www.xilinx.com/products/boards/ml507/reference_designs.htm#bsb_design

MicroBlaze Processor

All the ML50x platforms support a common set of software applications and hardware designs that utilize the MicroBlaze soft processor. The BSB design Web page lists multiple MicroBlaze reference designs along with documentation on how to use the BSB wizard and XPS to create these designs.

- **ML505 EDK BSB base design** (ml505_bsb_design.zip)
The base design is an out-of-the-box BSB design which demonstrates many of the features offered on the board.
- **ML505 EDK BSB design with standard IP addition** (ml505_bsb_std_ip.zip)
This design is derived from the base design by using XPS to add standard supported EDK peripherals. The additional EDK peripherals are used to access more of the GPIO and IIC devices on the board.
- **ML505 EDK standard IP design with pcores addition** (ml505_std_ip_pcores.zip)
This design adds a frame-buffer-based video output port and USB capabilities to the base design. The PLB v4.6 DVI/VGA pcore that drives the video port was created by using EDK's Create and Import Peripheral wizard as a template.

An application demonstrating the EDK port of the open source Lightweight IP (lwIP) networking library is also provided. The Xilinx Ethernet xps_ll_temac MAC is used to demonstrate GMII and SGMII PHY interfaces with lwIP's *raw* and *sockets* modes Application Program Interface (API). Previous designs used LogiCORE IP to demonstrate SGMII capability that is now available through an EDK peripheral. The *EDK OS and Libraries Document Collection* provides additional details on using the lwIP networking library. [Ref 16]

PowerPC 440 Processor

In addition to supporting MicroBlaze soft processor designs, the ML507 supports PowerPC 440 processor designs. ML507 reference designs that use the Virtex-5 FXT integrated PowerPC 440 processor block are labeled with the *_ppc440* suffix in their names. These designs are functionally equivalent to the MicroBlaze designs and use the same set of PLBv46 peripherals offered by the EDK IP catalog. The descriptions are the same as those listed for the “MicroBlaze Processor,” page 10.

- **ML507 EDK BSB base design** (ml507_bsb_design_ppc440.zip)
- **ML507 EDK BSB design with standard IP addition** (ml507_bsb_std_ip_ppc440.zip)
- **ML505 EDK standard IP design with pcores addition**
(ml507_std_ip_pcores_ppc440.zip)

The strategy of beginning with a known good BSB design and deriving new designs with additional capabilities offers a quick way to generate a variety of designs and the ability to debug designs using incremental changes.

Stand-Alone Software Applications

Stand-alone software applications (Table 1) are provided to verify board functionality. These applications can be compiled within EDK and downloaded to the ML50x over a JTAG download cable. Pre-built bitstreams, ELF and ACE files, and `readme.txt` files that explain how to run each of the applications for the ML50x boards are available at:

- http://www.xilinx.com/products/boards/ml505/standalone_apps.htm
- http://www.xilinx.com/products/boards/ml506/standalone_apps.htm
- http://www.xilinx.com/products/boards/ml507/standalone_apps.htm

Table 1: Software Applications (ML505 Example)

ML505 Designs	Description
ml505_mb_standalone_apps_bit_elf_ace.zip	Complete collection of stand-alone applications and board test BIT, ELF, and ACE files. To run each application individually, select one of the ACE files below and replace the <code>system_my_ace.ace</code> in configuration address 6 of the production ML505 CF card.
BSB Designs	
ML505 EDK BSB Design	Design source files and tutorials.
ml505_bsb_bootloop.bit ml505_bsb_testapp_mem.elf ml505_bsb_testapp_mem.ace testapp_memory_readme.txt	Tests SRAM and DDR2 memory.

Table 1: Software Applications (ML505 Example) (Cont'd)

ML505 Designs	Description
ml505_bsb_bootloop.bit ml505_bsb_testapp_periph.elf ml505_bsb_testapp_periph.ace testapp_peripheral_readme.txt	Tests the following peripherals: <ul style="list-style-type: none"> • RS232_Uart_2 • LEDs_8Bit • LEDs_Positions • Push_Buttons_5Bit • DIP_Switches_8Bit • IIC_EEPROM • Ethernet_MAC • SysACE_CompactFlash • debug_module
BSB Plus Standard IP Designs	
ML505 BSB Design IP Addition	Design source files and tutorials.
ml505_std_ip_bootloop.bit bootload_video.elf bootload_video.ace bootload_video_readme.txt	Main menu to load and launch ACE file demonstrations.
ml505_std_ip_bootloop.bit button_led_test.elf button_led_test.ace button_led_test_readme.txt	Verifies functionality of GPIO DIP switches, GPIO LEDs, N-E-S-W buttons, and LEDs.
ml505_std_ip_bootloop.bit flash_hello.elf flash_hello_readme.txt	Place holder application for a user generated Linear Flash design. Loaded from Linear Flash.
ml505_std_ip_bootloop.bit hello.elf hello.ace hello_readme.txt	Exercises serial port output and input functionality using <code>libc</code> routines.
ml505_std_ip_bootloop.bit hello_uart.elf hello_uart.ace hello_uart_readme.txt	Exercises serial port output and input functionality using low-level UART driver routines on UART #1.
ml505_std_ip_bootloop.bit hello_uart_1.elf hello_uart_1.ace hello_uart_1_readme.txt	Exercises serial port output and input functionality using low-level UART driver routines on UART #2.
ml505_std_ip_bootloop.bit iic_clock.elf iic_clock.ace iic_clock_readme.txt	Uses the Xilinx IIC peripheral in dynamic mode along with its low-level driver to access the clock generator chip.
ml505_std_ip_bootloop.bit iic_ddr2.elf iic_ddr2.ace iic_ddr2_readme.txt	Uses the Xilinx IIC peripheral in dynamic mode along with its low-level driver to access the DDR2 SPD EEPROM.

Table 1: Software Applications (ML505 Example) (Cont'd)

ML505 Designs	Description
ml505_std_ip_bootloop.bit iic_eeprom.elf iic_eeprom.ace iic_eeprom_readme.txt	IIC Dynamic mode EEPROM access example.
ml505_std_ip_bootloop.bit iic_fan.elf iic_fan.ace iic_fan_readme.txt	Uses the Xilinx IIC peripheral in dynamic mode along with its low-level driver to access the fan controller.
ml505_std_ip_bootloop.bit iic_sfp.elf iic_sfp.ace iic_sfp_readme.txt	Uses the Xilinx IIC peripheral in dynamic mode along with its low-level driver to access a user-supplied SFP module.
ml505_std_ip_bootloop.bit lwipdemo.elf lwipdemo.ace lwipdemo_readme.txt	Demonstrates networking functionality using lwIP in sockets mode.
ml505_std_ip_bootloop.bit my_ace.elf my_ace.ace my_ace_readme.txt	Placeholder application for a user-generated ACE file. Loaded from CompactFlash.
ml505_std_ip_bootloop.bit my_plat_flash.elf my_plat_flash_readme.txt	Placeholder application for a user-generated Platform Flash design. Loaded from Platform Flash.
ml505_std_ip_bootloop.bit piezo.elf piezo.ace ringtones.zip piezo_readme.txt	Demonstrates audio output to the onboard piezo speaker using the ringtone RTTTL files.
ml505_std_ip_bootloop.bit ps2_scancodes_polled.elf ps2_scancodes_polled.ace ps2_scancodes_polled_readme.txt	Shows the scancodes from devices attached to the PS/2 input ports
ml505_std_ip_bootloop.bit simon.elf simon.ace simon_readme.txt	Interactive game using N-E-S-W buttons, LEDs, and the LCD panel.
ml505_std_ip_bootloop.bit testfatfs.elf testfatfs.ace testfatfs.zip testfatfs_readme.txt	Write and read test of the FAT file system on the CompactFlash card.
ml505_std_ip_bootloop.bit sysace_rebooter.elf sysace_rebooter.ace sysace_rebooter_readme.txt	User-selectable loading of ACE files utilizing the System ACE CF controller.

Table 1: Software Applications (ML505 Example) (Cont'd)

ML505 Designs	Description
ml505_std_ip_bootloop.bit xflash.elf xflash.ace xflash_readme.txt	Tests linear flash memory.
BSB Plus Standard IP Plus PCORE Designs	
ML505 STD IP Design Pcore Addition	Design source files and tutorials.
ml505_pcores_bootloop.bit flash_hello.elf flash_hello_readme.txt	Placeholder application for a user-generated Linear Flash design. Loaded from Linear Flash.
ml505_pcores_bootloop.bit lwipdemo_sgmi.elf image.mfs lwipdemo_sgmi_readme.txt	Web browser based control of GPIO LEDs and display of GPIO DIP switch status over SGMII Ethernet. Uses LWIP in sockets mode for a Web server. Download with xmd.
ml505_pcores_bootloop.bit slideshow.elf slideshow.ace slides.zip slideshow_readme.txt	A self-running audio and video presentation highlighting features of the ML505 and Virtex-5 FPGA technology.
ml505_pcores_bootloop.bit spi_hello.elf spi_hello_readme.txt	Placeholder application for a user-generated SPI Flash design. Loaded from SPI Flash.
ml505_pcores_bootloop.bit test_ac97.elf test_ac97.ace test_ac97_readme.txt	Records and plays back audio using the AC97 controller.
ml505_pcores_bootloop.bit usb_hpi_test.elf usb_hpi_test.ace demo.bin usb_hpi_test_readme.txt	Tests the USB host interface utilizing a USB keyboard.
ml505_pcores_bootloop.bit usb_printer.elf usb_printer.ace printer.bin usb_printer_readme.txt	Tests the USB host interface utilizing a USB keyboard.
ml505_pcores_bootloop.bit xrom.elf xrom.ace xrom_readme.txt	Board tests/diagnostics.

ChipScope Pro Serial I/O Toolkit IBERT Design

The ChipScope Pro Serial I/O Toolkit [Ref 19] provides the ability to generate a hardware design to exercise the Virtex-5 RocketIO GTP/GTX transceivers. Refer to the respective RocketIO transceiver user guides for further information [Ref 5] [Ref 6]. After querying the user for the device part and package, the location of a system clock pin, the dedicated RocketIO GTP/GTX clock pins, and the expected transceiver line rates, the ChipScope Pro software generates a bitstream that implements an Integrated Bit Error Ratio Tester (IBERT). The IBERT design is easily scalable to user board designs. A pre-built IBERT design and tutorial is available for the ML50x boards at:

- http://www.xilinx.com/products/boards/ml505/reference_designs.htm#ibert_design
- http://www.xilinx.com/products/boards/ml506/reference_designs.htm#ibert_design
- http://www.xilinx.com/products/boards/ml507/reference_designs.htm#ibert_design

Figure 1 shows an overview of the IBERT core in an ML50x system.




Figure 1: IBERT Core Generated Using ChipScope Pro Software

The IBERT design (ml505_ibert_4gtps.zip, ml506_ibert_4gtps.zip, ml507_ibert_4gtxs.zip) (Figure 2, page 16) verifies loopback connections over the following interfaces that use the GTP/GTX transceivers:

- SATA
- SFP
- SMA
- Ethernet SGMII
- PCIe
- Onboard Loopback

A SATA cross-over cable is included with the ML50x platform. Refer to the posted tutorials for a description of equipment available from third-party vendors to test these interfaces.




Figure 2: IBERT Design

Note: An internal RocketIO GTP/GTX loopback is used with the SGMII interface.

Memory Interface Generator (MIG) Design

The MIG tool can generate DDR SDRAM, DDR2 SDRAM, and QDR II SRAM interfaces for Virtex-5 FPGAs. The tool takes inputs such as the memory interface type, FPGA family, FPGA devices, frequencies, data width, memory mode register values, and so forth, from the user through a GUI. The tool generates RTL, SDC, UCF, and document files as output. RTL or EDIF (EDIF is created after running a script file, where the script file is a tool output) files can be integrated with other design files.

Refer to the *Xilinx Memory Interface Generator User Guide* [Ref 21] for information on how to download the tool, how to use the tool, and how to implement the memory controllers. The user guide also contains information on recommended pin constraints, PCB trace matching, terminations schemes, clock capable I/O rules, bank recommendations, DCI

and ODT suggestions, loopback trace signals, and more. Consult this guide before implementing a PCB with an external memory interface.

The Web pages for the ML50x MIG design are located at:

- <http://www.xilinx.com/products/boards/ml505/mig.htm>
- <http://www.xilinx.com/products/boards/ml506/mig.htm>
- <http://www.xilinx.com/products/boards/ml507/mig.htm>

Figure 3, page 17 shows an example view of the MIG user interface. See the “References” section for additional MIG resources.




Figure 3: Memory Interface Generator

LogiCORE Endpoint Block Plus for PCI Express (x1) Design

LogiCORE IP provides designers access to standard supported FPGA cores that can be scaled across user board designs. The ML50x reference design Web pages contain tutorials and an example pre-built Endpoint Block Plus wrapper that implements a single-lane Endpoint block for PCIe. The Web pages for the ML50x PCIe design are located at:

- http://www.xilinx.com/products/boards/ml505/reference_designs.htm#pcie_design
- http://www.xilinx.com/products/boards/ml506/reference_designs.htm#pcie_design
- http://www.xilinx.com/products/boards/ml507/reference_designs.htm#pcie_design


The tutorials describe how to verify the Programmed Input Output (PIO) example design included with the generated PCIe core by using a host PC with PCIe capability and a shareware PCIe software utility. Details on the PIO example design are available in the *LogiCORE Endpoint Block Plus for PCI Express User Guide* [Ref 25].

The Endpoint Block Plus wrapper automatically connects the block RAMs, GTP/GTX transceivers, and reset and clock modules. The user can customize and generate the wrapper using a simple set of menu options in the CORE Generator GUI. The options available determine the correct attribute settings and tie off any unneeded ports.

The Endpoint Block Plus solution offers the most common, easy-to-use features to simplify the design process:

- Pre-implemented optimal buffering for high-bandwidth applications
- [LocalLink User Interface](#) for easy bridging to other Xilinx IP
- Pre-implemented PCIe Endpoint spec required features:
 - ◆ Memory BAR checking, filtering, BAR hit indication to user
 - ◆ Non-memory TLP ID checking
 - ◆ Error message generation for misrouted non-memory TLP
 - ◆ Error message generation for memory TLP BAR miss
 - ◆ Message Signaling Interrupt (MSI) controller

[Figure 4, page 19](#) illustrates the sub-systems instantiated within the Endpoint block used by the example design. Refer to the [Endpoint Block Plus Wrapper for PCI Express product page](#) for additional information on the Endpoint solution.



UG349_04_040408


Figure 4: Virtex-5 Endpoint Block Plus for PCIe Diagram

System Generator for DSP Design (ML506)

The *Xilinx System Generator™ for DSP User Guide* [Ref 30] is a comprehensive document that presents designers with a methodology for performing signal processing algorithm exploration, design prototyping, and model analysis from within the high-level Simulink simulation environment. System Generator extends Simulink by allowing designs to be translated into FPGA hardware. In addition, the hardware co-simulation capability of System Generator provides the ability to run designs on a hardware development platform under the control of Simulink, while offering access to data analysis and visualization tools within MATLAB.

Numerous example designs are shown in the *Xilinx System Generator for DSP User Guide* and are available in System Generator. An example hardware co-simulation FIR filter design (Figure 5) that is available in System Generator is presented on the ML506 reference design page at:

- http://www.xilinx.com/products/boards/ml506/reference_designs.htm#sysgen_dsp




UG349_05_040408

Figure 5: System Generator Example Design for the ML506 Platform

System Monitor

Every member of the Virtex-5 FPGA family contains a single System Monitor (Figure 6), which is located in the center of every die. The System Monitor function is built around a 10-bit, 200-kSPS (kilosamples per second) Analog-to-Digital Converter (ADC). When combined with a number of on-chip sensors, the ADC is used to measure FPGA physical operating parameters like on-chip power supply voltages and die temperatures. Access to external voltages is provided through a dedicated analog-input pair (VP/VN) and 16 user-selectable analog inputs, known as auxiliary analog inputs ($V_{AUXP}[15:0]$, $V_{AUXN}[15:0]$). The external analog inputs allow the ADC to monitor the physical environment of the board or enclosure. System Monitor is fully functional on power up, and measurement data can be accessed via the JTAG port pre-configuration.



UG349_06_062309

Figure 6: System Monitor Block Diagram

A useful feature of the System Monitor is the ability to access measurement information over a JTAG connection prior to configuring the FPGA. Figure 7 and Figure 8, page 22 show the ChipScope Pro System Monitor console reporting the ML510 temperature and an onboard voltage.




Figure 7: System Monitor Die Temperature Sensor




Figure 8: System Monitor VCCAUX Supply Sensor

For more information about the Virtex-5 FPGA System Monitor, see <http://www.xilinx.com/systemmonitor> and the *Virtex-5 FPGA System Monitor User Guide* [Ref 11].

References

This section provides references to documentation supporting Virtex-5 devices, tools, and IP. For additional information, see www.xilinx.com/support/documentation/index.htm.

Documents supporting Virtex-5 FPGAs:

1. [DS100](#), *Virtex-5 FPGA Family Overview*.
2. [DS202](#), *Virtex-5 FPGA Data Sheet: DC and Switching Characteristics*.
3. [UG190](#), *Virtex-5 FPGA User Guide*.
4. [UG200](#), *Embedded Processor Block in Virtex-5 FPGAs Reference Guide*.
5. [UG196](#), *Virtex-5 FPGA RocketIO GTP Transceiver User Guide*.
6. [UG198](#), *Virtex-5 FPGA RocketIO GTX Transceiver User Guide*.
7. [UG194](#), *Virtex-5 FPGA Embedded Tri-Mode Ethernet Media Access Controller User Guide*.
8. [UG197](#), *Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs User Guide*.
9. [UG193](#), *Virtex-5 FPGA XtremeDSP Design Considerations*.
10. [UG191](#), *Virtex-5 FPGA Configuration User Guide*.
11. [UG192](#), *Virtex-5 FPGA System Monitor User Guide*.
12. [UG195](#), *Virtex-5 FPGA Packaging and Pinout Specification*.

Documents supporting [Xilinx Platform Studio \(XPS\)](#):

13. [UG111](#), *Embedded System Tools Reference Manual*
14. [UG683](#), *EDK Concepts, Tools, and Techniques*.
15. [UG081](#), *MicroBlaze Processor Reference Guide*.
16. [UG643](#), *OS and Libraries Document Collection*

Documents specific to the ML50x Evaluation Platform:

17. [UG348](#), *ML505/ML506/ML507 Getting Started Tutorial*.
18. [UG347](#), *ML505/ML506/ML507 Evaluation Platform User Guide*.

Documents supporting IBERT:

19. [UG029](#), *ChipScope Pro Software and Cores User Guide*.

The Xilinx [Memory Solutions Web page](#) offers the following material supporting the Memory Interface Generator (MIG) tool:

20. [WP260](#), *Memory Interfaces Made Easy with Xilinx FPGAs and the Memory Interface Generator*.
21. [UG086](#), *Xilinx Memory Interface Generator (MIG) User Guide* (for registered users).
22. [Demos on Demand](#), *Memory Interface Solutions with Xilinx FPGAs*.
23. [Xilinx Support - Memory Interface Resources](#) (for registered users).

Documents supporting the LogiCORE Endpoint block for PCIe solutions:

24. [DS551](#), *LogiCORE Endpoint Block Plus for PCI Express Data Sheet*.
25. [UG341](#), *LogiCORE Endpoint Block Plus for PCI Express User Guide*.
26. [UG343](#), *LogiCORE Endpoint Block Plus for PCI Express Getting Started Guide*.

Documents supporting the LogiCORE SGMII solution:

27. [DS550](#), *Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC Wrapper Data Sheet*.
28. [UG340](#), *Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC Wrapper Getting Started Guide*.

The Xilinx [DSP Resources Web page](#) includes documents supporting the System Generator for DSP:

29. [UG639](#), *System Generator for DSP Getting Started Guide*
30. [UG640](#), *System Generator for DSP User Guide*
31. [UG638](#), *System Generator for DSP Reference Guide*

Documents supporting additional embedded processor and LogiCORE IP cores:

32. [DS537](#), *XPS_LL_TEMAC (v2.00a) Data Sheet*.
 - ◆ [XAPP1026](#), *LightWeight IP (lwIP) Application Examples Application Note*.
33. [DS581](#), *XPS External Peripheral Controller (EPC) (v1.01a) Data Sheet*.
 - ◆ [XAPP925](#), *Reference System: Using the OPB EPC with the Cypress CY7C67300 USB Controller Application Note*.
34. [DS531](#), *Processor Local Bus (PLB) v4.6 (v1.00a) Data Sheet*.
35. [DS643](#), *Multi-Port Memory Controller (MPMC) (v4.02a) Data Sheet*.
36. [DS575](#), *XPS Multi-Channel External Memory Controller (XPS MCH EMC) (v3.00a) Data Sheet*.
37. [DS568](#), *XPS_LL_FIFO (v1.00a) Data Sheet*.
38. [DS606](#), *XPS IIC Bus Interface (v2.00a) Data Sheet*.
39. [DS583](#), *XPS System ACE Interface Controller (v1.00a) Data Sheet*.
40. [DS573](#), *XPS Timer/Counter (v1.00a) Data Sheet*.
41. [DS572](#), *XPS Interrupt Controller (v2.00a) Data Sheet*.
 - ◆ [XAPP778](#), *Using and Creating Interrupt-Based Systems Application Note*.
42. [DS569](#), *XPS General Purpose Input/Output (GPIO) (v1.00a) Data Sheet*.
43. [DS577](#), *XPS 16550 UART (v1.00a) Data Sheet*.
44. [DS695](#), *XPS Thin Film Transistor (TFT) Controller (v1.00a) Data Sheet*.
45. [DS707](#), *XPS PS2 Controller (v1.01a) Data Sheet*.
46. [DS596](#), *XPS Block RAM (BRAM) Interface Controller (v1.00a) Data Sheet*.
47. [DS403](#), *PLBV46 to OPB Bridge (v1.00a) Data Sheet*.
48. [DS401](#), *On-Chip Peripheral Bus V2.0 with OPB Arbiter (v1.10c) Data Sheet*.
49. [DS444](#), *Block RAM Block (v1.00a) Data Sheet*.
50. [DS641](#), *Microprocessor Debug Module (MDM) (v1.00a) Data Sheet*.
51. [DS445](#), *Local Memory Bus (LMB) v1.0 (v1.00a) Data Sheet*.
52. [DS452](#), *LMB Block RAM Interface Controller (v2.10b) Data Sheet*.
53. [DS298](#), *JTAGPPC Controller (v2.01c) Data Sheet*.
54. [DS406](#), *Processor System Reset Module (v2.00a) Data Sheet*.
55. [DS614](#), *Clock Generator (v2.00a) Data Sheet*.
56. [DS481](#), *Util Vector Logic Data Sheet*.
57. [DS484](#), *Util Bus Split Operation (v1.00a) Data Sheet*.
58. [DS694](#), *Utility IO Multiplexer (v1.00a) Data Sheet*.